This paper studies the performance limits of differential power processing (DPP). A stochastic model is developed to evaluate the expected loss of DPP topologies with probabilistic load distribution. The performance limits of several DPP topologies are derived and compared with rigorous assumptions on semiconductor die area and magnetic volume. The impacts of the load distribution and load scale on the performance limits are investigated.
Introduction
Differential power processing (DPP) has been proved effective in many applications including solar photovoltaics, battery management systems, and IT equipments on server racks ( Fig. 1 ) [1] [2] [3] [4] . DPP converters only process the differential power and can greatly reduce the power conversion stress and loss. Various DPP topologies have been explored, with tradeoffs in efficiency, size, cost, and control complexity.
Empirical work has been done to compare DPP converters with traditional dc-dc converters using numerical and SPICE simulations [2, 3] . An analytical model providing generalized design guidelines for DPP topologies under a set of rigorous assumptions is needed and is the main focus of this paper. This paper systematically investigates the performance limit of differential power processing. A performance scaling factor, S(•), is introduced to describe how the performance of a DPP converter changes as the system size scales up. The model has a minimum set of assumptions, offers rich design insights, and is verified with numerical simulations and experimental results. Extended theoretical derivations, modeling details, and experimental results will be provided in the full paper. We develop a generalized analysis framework for DPP systems with numerous series-stacked voltage domains and stochastic loads, and compare the results against a conventional dc-dc converter functioning as a dc transformer.
Stochastic Loss Model and Scaling Factor of DPP Topologies
The DPP system in Fig. 1 has N series-stacked voltage domains, each comprising M loads connected in parallel.
The voltage of each voltage domain is V 0 . Assume that the instantaneous power of the j th load in the i th voltage arXiv:2002.06704v1 [eess.SY] 16 Feb 2020 There are many different ways of implementing these topologies [1] [2] [3] [4] [5] . domain is P ij (t). P ij (t)'s are independent and identically distributed (i.i.d) random variables. The total power consumed by the i th voltage domain is the summation of the M random variables: P i (t) = P i1 (t)+P i2 (t)+...+P iM (t).
To balance the series-stacked voltage domains, differential power should be processed. The instantaneous differential power of the i th voltage domain is the difference between its power and the average power of all voltage domains:
∆P i (t) is the power processed by the DPP converter and is directly related to the conduction loss of the DPP converter. We derive the conduction losses of several example topologies as a function of ∆P i (t).
• Direct-Coupled DPP Converter: A direct-coupled DPP topology can be modeled as an N -port network with all ports connected to an N -winding ideal transformer of uniform turns ratio as shown in Fig. 3a (which is functionally equivalent to Fig. 3b and Fig. 3c ). The conduction loss of the DPP converter can be captured by an output resistance R out , which is assumed to be identical for all ports. In a direct-coupled DPP converter, the i th port is processing a differential power of ∆P i (t), and the total conduction loss of the full N -port DPP system is:
P loss (t) reflects the variance of an independently repeated sampling experiment of the random variable P i (t). Its expectation, the average power loss of the DPP system over a long enough period, is:
where σ 2 (P ij (t)) is the variance of P ij . We use symbol S(•) to represent the performance scaling factor of a DPP system, which illustrates the growth rate of the loss as the dimension of the DPP system increases. Eq. (3) indicates that the performance scaling factor of a M × N direct-coupled DPP system is S(M N ). • Indirect-Coupled DPP Converter: In an indirect-coupled DPP topology, each DPP unit is a dc-dc converter as shown in Fig. 2d (equivalent as Fig. 3d ). Power needs to go through multiple dc-dc converters from one domain to another domain. The differential power that the i th DPP unit needs to process between the i th and the (i
, and the total conduction loss is:
Its expectation, the average power loss of the DPP system over a long enough period, is:
The conduction loss of a indirect-coupled DPP increases linearly as M increases, and increases quadratically as 
where the µ(P ij (t)) is the average power of each unit. i.e. a DPP solution only processes the differential power. If the load has no variation, a DPP system is lossless. 
Performance Limits, Simulation Verification, and Experimental Results
We compare the performance limits of a variety of different differential power processing topologies basing on the following assumptions: (a) All topologies have identical semiconductor die area represented by G sw V 2 sw (G sw is the switch conductance; V sw is the switch voltage rating) [5] ; all
All topologies have identical total magnetic window areas represented by G m (G m is the conductance of each winding); all G m 's are normalized to G M . One way to design an optimal dc-dc converter is to equally allocate the semiconductor die area and transformer window area between input and output ports, and make the design as symmetric as possible. Following the methods used in [5] , we derive the output resistance of the four example DPP topologies in Fig. 2 , as well as the output resistance of a dual-active-bridge (DAB) based N : 1 dc-dc converter. The effective output resistances are used to compare the conduction losses of different topologies. The expected losses of several DPP topologies in Fig. 2 are listed in Table 1 . Detailed derivations will be provided in the full paper.
We use the ratio between the expected loss of a DPP converter and the expected loss of the N : 1 DAB converter (namely the Ratio-of-Loss (ROL= P loss,DP P P loss,DAB )) as a figure-of-merit to evaluate the performance of DPP topologies.
µ(Pij (t)) . The ROLs of a few DPP topologies are shown in Fig. 4 . A lower ROL indicates lower loss or smaller volume. Monte Carlo simulations are performed to validate the stochastic loss model. The simulations are executed 10,000 times to obtain the average conduction losses of different topologies.
The simulated ROL matches precisely with the ROL predicted by the theoretical models. Fig. 4c shows the ROLs of a few different DPP topologies if C V changes. As C V increases, the DPP converter needs to process more differential power. The ROLs of all DPP topologies increase, but will approach an upper limit. This is because the conduction loss of a N : 1 converter converter when C V is large is dominated by M N σ 2 , increasing at the same rate as that of DPP converters. Fig. 4 reveals that the ac-coupled DPP stands out from all DPP implementations. Switched-capacitor based DPP is equally good if capacitor charge sharing loss is neglected. Fig. 5 shows the picture of a 10-port Multiport-Ac-Coupled DPP (MAC-DPP) converter powering a 10×5 harddisk-drive storage server. A hardware-in-the-loop (HIL) test platform has been developed to enable stochastic loss analysis. The 450 W MAC-DPP system reaches a peak efficiency of 99.5% with over 630 W/in 3 power density.
Conclusions
This paper investigates the performance limits of differential power processing (DPP). A stochastic model is developed to evaluate the performance limits of DPP topologies as the variance (C V ) and dimension (M , N ) of modular load array scales up. The performance limits of many DPP topologies are derived and compared, providing useful design guidelines for implementing DPP systems. The theoretical model is verified by Monte Carlo simulations. Extended theoretical derivations and experimental results will be presented in the final paper.
